54/74153 54S/74S153 54LS/74LS153


DUAL 4-INPUT MULTIPLEXER

DESCRIPTION — The '153 is a high speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the '153 can generate any two functions of three variables.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	оит	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} + 125^{\circ} \text{ C}$		
Plastic DIP (P)	А	74153PC, 74S153PC 74LS153PC		9B	
Ceramic DIP (D)	Α	74153DC, 74S153DC 74LS153DC	54153DM, 54S153DM 53LS153DM	6B	
Flatpak (F)	Α	74153FC, 74S153FC 74LS153FC	54153FM, 54S153FM 54LS153FM	4L	


CONNECTION DIAGRAM PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
I _{0a} — I _{3a} I _{0b} — I _{3b} S ₀ , S ₁	Side A Data Inputs Side B Data Inputs Common Select Inputs	1.0/1.0 1.0/1.0 1.0/1.0	1.25/1.25 1.25/1.25 1.25/1.25	0.5/0.25 0.5/0.25 0.5/0.25	
E _a E _b	Side A Enable Input (Active LOW) Side B Enable Input (Active LOW) Side A Output	1.0/1.0 1.0/1.0 1.0/1.0 20/10	1.25/1.25 1.25/1.25 1.25/1.25 25/12.5	0.5/0.25 0.5/0.25 10/5.0	
Z _b	Side B Output	20/10	25/12.5	(2.5) 10/5.0 (2.5)	

LOGIC SYMBOL



FUNCTIONAL DESCRIPTION — The '153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S_0, S_1) . The two 4-input multiplexer circuits have individual active LOW Enables $(\overline{E}_a, \overline{E}_b)$ which can be used to strobe the outputs independently. When the Enables $(\overline{E}_a, \overline{E}_b)$ are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The '153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$\begin{split} Z_a &= \overline{E}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ Z_b &= \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

The '153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is a function generator. The '153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE


SELECT INPUTS			INP	OUTPUT			
S ₀	S ₁	E	lo	l ₁	l ₂	lз	Z
X L H	X L L	ILLL	X L H X	X X X L	X X X	X X X	L H L
HLLHH	LHHH		X X X X	H X X X	X L H X	X X L	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			54/74		54/74S		74LS	UNITS	CONDITIONS
				Max	Min	Max	Min	Max		
los	Output Short Circuit Current	XM	-20 -18	-55 -57	-40 -40	-100 -100	-20 -20	-100 -100	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		52 60		70 70		10 10	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configuration)

		54/74		54/74S		54/74LS			CONDITIONS
SYMBOL	PARAMETER			$C_L = 15 pF$ $R_L = 280 \Omega$				UNITS	
		Min	Max	Min	Max	Min	Max		
tpLH tpHL	Propagation Delay S_n to Z_n		34 34		18 18		29 29	ns	Figs. 3-1, 3-20
tpLH tpHL	Propagation Delay \overline{E}_n to Z_n		30 23		15 13.5		29 32	ns	Figs. 3-1, 3-4
tpLH tpHL	Propagation Delay I _n to Z _n		18 23		9.0 9.0		15 20	ns	Figs. 3-1, 3-5