
- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency . . . 32 Megahertz

## description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These six-bit serial binary counters feature buffered clock, clear, and enable inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.




The counter is enabled when the clear, strobe, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 64, ie.:

$$f_{out} = \frac{M \cdot f_{in}}{64}$$
  
where:  $M = F \cdot 2^5 + E \cdot 2^4 + D \cdot 2^3 + C \cdot 2^2 + B \cdot 2^1 + A \cdot 2^0$ 

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform 12-bit rate multiplication, the enable output is connected to the enable and strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.


### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### schematics of inputs and outputs





#### STATE AND/OR RATE FUNCTION TABLE (See Note A)

			INPUTS				s							
			В	INA	٩R١	/ R	ATI	E			LOGIC LEVEL OR NUMBER OF PULSES			
									NUMBER OF	UNITY/				
CLEAR	ENABLE	STROBE	B5	B4	В3	В2	В1	В0	CLOCK PULSES	CASCADE	Y	Z	ENABLE	NOTES
Н	X	Н	X	Х	×	X	Х	Х	×	Н	L	Ι	Н	В
L	L	L.	L	L	L	L	L	L	64	Н	L	Н	1	С
L	L	L	L	L	L	L	L	Н	64	Н	1	1	1	С
L	L	L	L	L	L	L	н	L	64	н	2	2	1	С
L	L	L	L	L	L	Н	L	L	64	н	4	4	1	С
L	L	L	L	L	Н	L	L	L	64	н	8	8	1	С
L	L	L	L	н	L	L	L	L	64	н	16	16	1	С
L	L	L	н	L	L	L	L	L	64	н	32	32	1	c
L	L	L	н	Н	Н	н	н	Н	64	н	63	63	1	С
L	L	L	Н	Н	Н	Н	Н	Н	64	L	Н	63	1	D
L	L	L	Н	L	Н	L	L	L	64	Н	40	40	1	E

NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.


B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.

C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.

D. Unity/cascade is used to inhibit output Y.

E. 
$$f_{out} = \frac{M \cdot f_{in}}{64} = \frac{(8 + 32) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$$

## logic diagram (positive logic)



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)					 											7 V
Input voltage					 										5.	5 V
Operating free-air temperature range:	SN5497	(see	Note	2)									<b>-</b> 55	°C to	125	5°C
George and an early and an early are go	SN7497				 									0°C	to 70	)°C
Storage temperature range		•								_	_		-65	°C to	o 150	)°C

#### recommended operating conditions

			SN	5497		SN	17497	דומט
		MIN	NOM	MAX	MIN	NOM	MAX	ONT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				400			-400	μΑ
Low-level output current, IOL				16			16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock pulse, tw(clock)		20			20			ns
Width of clear pulse, tw(clear)		15			15			ns
Enable setup time, t <sub>su</sub> :	(See Figure 1)							
Before positive-going transition of clock pulse		25			25			ns
Before negative-going transition of previous clock pulse		0		tw(clock)-10	0		tw(clock)-10	
Enable hold time, th:	(See Figure 1)							
After positive-going transition of clock pulse		0		tw(clock)-10	0		tw(clock)-10	ns
After negative-going transition of previous clock pulse		20		t <sub>cp</sub> -10	20		t <sub>cp</sub> -10	
Operating free-air temperature, TA (See Note 2)		-55		125	0		70	°c

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	ONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			٧
VIL	Low-level input voltage						0.8	٧
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-1.5	٧
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	2.4	3.4		V	
VOH	High-level output voltage		V <sub>1L</sub> = 0.8 V,	$I_{OH} = -400  \mu A$	2.4	3.4		"
		VCC = MIN,	V <sub>IH</sub> = 2 V,		0.2	0.4	v	
VOL	Low-level output voltage		V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 16 mA	1	0.2	0.4	"
11	Input current at maximum input voltage		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1	mA
		clock input	V - 110 V	V = 2.4.V			80	μΑ
ЧΗ	High-level input current	other inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			40	1 40
		clock input	clock input				-3.2	^
IIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-1.6	mA	
los	Short circuit output current§		V <sub>CC</sub> = MAX		-18		-55	mA
ССН	Supply current, outputs high		V <sub>CC</sub> = MAX,	See Note 3		58		mA
ICCL	Supply current, outputs low		V <sub>CC</sub> = MAX,	See Note 4		80	120	mA

<sup>†</sup> For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>4.</sup>  $I_{\mbox{CCL}}$  is measured with outputs open and all inputs at 4.5 V.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTES: 1. Voltage values are with respect to network ground terminal.

<sup>2.</sup> An SN5497 in the W package operating at free-air temperatures above 118°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 55°C/W.


<sup>3.</sup> I<sub>CCH</sub> is measured with outputs open and all inputs grounded.

PARAMETER†	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				25	32		MHz
<sup>t</sup> PLH	Enable	Enable	7		13	20	ns
<sup>t</sup> PHL	Chable	Lilable			14	21	
t <sub>PLH</sub>	Strobe	Z	7		12	18	ns
tPHL	Strobe				15	23	
tPLH	Clock	Y	7		26	39	กร
<sup>t</sup> PHL	Clock				20	30	1
<sup>t</sup> PLH	Clock	Z			12	18	ns
tPHL	- Clock	2			17	26	
<sup>t</sup> PLH	Rate	Z	C <sub>L</sub> = 15 pF,		6	10	กร
tPHL	nate	۷.	$R_L = 400 \Omega$ ,		9	14	1
<sup>t</sup> PLH	Unity/Cascade	Y	See Figure 1		9	14	ns
tPHL	Offity/Cascade	'			6	10	]
<sup>t</sup> PLH	Strobe	Y			19	30	ns
<sup>t</sup> PHL	Strope	'			22	33	113
<sup>t</sup> PLH	Cleak	Enable	7		19	30	ns
t <sub>PHL</sub>	Clock	Enable			22	33	] '''
<sup>t</sup> PLH	Class	Y	7		24	36	ns
<sup>t</sup> PHL	Clear	Z			15	23	'''
<sup>t</sup> PLH	Anu Bata Innut	Υ			15	23	ns
tPHL_	Any Rate Input	Ť			15	23	] '' <b>'</b>

 $<sup>^{\</sup>dagger}f_{\text{max}} \equiv \text{maximum clock frequency.}$ 

### TYPICAL APPLICATION DATA

This application demonstrates how the '97 can be cascaded to perform 18-bit rate multiplication. This scheme is expandable to n-bits by extending the pattern illustrated.




As illustrated, two of the 6-bit multipliers can be cascaded by connecting the Z output of unit A to the unity cascade input of unit B, in which case, a two-input NOR gate is used to cascade the remaining multipliers. Alternatively, all three Y outputs can be cascaded with a 3-input NOR gate. The three unused unity cascade inputs can be conveniently terminated by connecting each to its Z output.



tp\_H ≡ propagation delay time, low-to-high-level output.

tpHL ≡ propagation delay time, high-to-low-level output.

#### PARAMETER MEASUREMENT INFORMATION






# ENABLING FROM NEGATIVE-GOING TRANSITION OF PREVIOUS CLOCK PULSE

- 1. Unity/Cascade and pin 2 (rate input), other inputs are low. Clear the counter and apply clock and enable pulse as illustrated.
- Setup and hold times are illustrated for enabling a single clock pulse (count). Continued application of the enable function will enable subsequent clock pulse (counts) until disabling occurs (enable goes high). The total number of counts will be determined by the total number of positive-going clock transition enabled.
- NOTES: A. The input pulse generator has the following characteristics:  $t_{W(clock)} = 20$  ns,  $t_{TLH} \le 10$  ns,  $t_{THL} \le 10$  ns, PRR = 1 MHz,  $z_{out} \approx 50 \ \Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES




#### PARAMETER MEASUREMENT INFORMATION




All three outputs are loaded during testing.

LOAD CIRCUIT




Unity/cascade and rate inputs are high, other inputs are low, and flip-flops are at any count other than maximum.

PROPAGATION DELAY TIMES, CLOCK TO Z AND Y,
AND STROBE INPUT TO Z AND Y




Flip-flops are at a count so that all other inputs to the gate under test are high and all other inputs, including other rate inputs, are low.

# PROPAGATION DELAY TIMES, RATE INPUT TO Z



Output Z is high.

PROPAGATION DELAY TIMES, UNITY/CASCADE INPUT TO Y



Flip-flops are at the maximum count. Other inputs are low.

# PROPAGATION DELAY TIMES, ENABLE INPUT TO ENABLE OUTPUT

NOTES: A. The input pulse generator has the following characteristics:  $t_{W(clock)} = 20$  ns,  $t_{TLH} \le 10$  ns,  $t_{THL} \le 10$  ns, PRR = 1 MHz,  $Z_{out} \approx 50 \ \Omega$ .

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES (CONTINUED)







24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_		_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN5497J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5497J	Samples
SN7497N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN7497N	Samples
SN7497N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN7497N	Samples
SNJ5497J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5497J	Samples
SNJ5497J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5497J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

24-Aug-2018

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5497, SN7497:

Military: SN5497

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated