


# SN54LS56, SN54LS57, SN74LS56, SN74LS57 FREQUENCY DIVIDERS

DECEMBER 1983—REVISED MARCH 1988

- 'LS56 Performs 50 to 1 Frequency Division (5 to 1, 5 to 1, and 10 to 1)
- 'LS57 Performs 60 to 1 Frequency Division (6 to 1, 5 to 1, and 10 to 1)
- Available in P or JG package (two P or JG Packages Fit in a Single 16-pin Socket)
- Maximum Clock Frequency 25 MHz Typical

SN54LS56, SN54LS57 . . . JG PACKAGE  
SN74LS56, SN74LS57 . . . JG OR P PACKAGE



FOR CHIP CARRIER INFORMATION, CONTACT THE FACTORY.


## description

These frequency dividers are particularly useful in generating one second or one hour timing pulses from 50 Hz (European standard frequency) or 60 Hz (United States standard frequency). 50 to 1 frequency division is accomplished in the 'LS56 by connecting output  $Q_A$  to input CLKB. 60 to 1 frequency division in the 'LS57 is accomplished in the same way. More universal capabilities are evidenced by the 25 MHz typical  $f_{max}$  and the almost limitless frequency division possibilities when used in cascade. Two 'LS56 packages may be interconnected to give frequency division of 2500 to 1, 625 to 1, 100 to 1, etc. Two 'LS57 packages can be connected to generate frequency divisions of 3600 to 1, 1800 to 1, 900 to 1 etc.


The 'LS56 and 'LS57 frequency dividers consist of three separate counters, A, B, and C on a single monolithic substrate. The A counter divides by 5 to 1 in the 'LS56 and by 6 to 1 in the 'LS57. The B counter divides by 5 to 1 in both devices and is internally tied to the C counter which divides by 2 to 1. Both the 'LS56 and 'LS57 feature a clear pin which is common to all three counters, A, B, and C. When the clear pin is low, the counters are enabled. When the clear is high, the counters are disabled and their outputs are set to a low-level.

All three counters, A, B, and C trigger on the high-to-low transition of the clock input. All output waveforms are symmetrical except for the 5 to 1 outputs (A and B of the 'LS56 and B of the 'LS57). See the output waveform drawings below.


## input and output waveforms



## logic diagram (positive logic)



## logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-207

2

TTL Devices



**SN54LS56, SN54LS57, SN74LS56, SN74LS57  
FREQUENCY DIVIDERS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		SN54LS'			SN74LS'			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		-1.5			-1.5			V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 8 mA	0.25	0.4		0.25	0.4		V
		I <sub>OL</sub> = 16 mA				0.35	0.5		
I <sub>I</sub>	CLKA, CLKB	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V			0.2			mA
	CLR		V <sub>I</sub> = 7 V			0.1			
I <sub>IH</sub>	CLKA, CLKB	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				80			μA
	CLR					20			
I <sub>IL</sub>	CLKA, CLKB	V <sub>CC</sub> = MAX, CLR = 0 V, V <sub>I</sub> = 0.4 V				-3.2			mA
	CLR					-0.2			
I <sub>OS</sub> §	V <sub>CC</sub> = MAX, CLR = 0 V, V <sub>O</sub> = 0 V		-20	-100		-20	-100		mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, See Note 2		17	30		17	30		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured by applying 4.5 V to the CLR pin with all other inputs grounded and the outputs open.

**2**

TTL Devices

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		'LS56			'LS57			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	CLKA	Q <sub>A</sub>	R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 30 pF		15	25		15	25		MHz
f <sub>max</sub>	CLKB	Q <sub>B</sub> , Q <sub>C</sub>			15	25		15	25		MHz
t <sub>PLH</sub>	CLKB	Q <sub>B</sub>			8	15		8	15		ns
t <sub>PHL</sub>					14	25		14	25		ns
t <sub>PLH</sub> †	CLKB	Q <sub>C</sub>			18	30		18	30		ns
t <sub>PHL</sub> †					24	35		24	35		ns
t <sub>PLH</sub>	CLKA	Q <sub>A</sub>			12	20		14	25		ns
t <sub>PHL</sub>					14	25		18	30		ns
t <sub>PHL</sub>	CLR	Q <sub>A</sub>			17	30		17	30		ns
t <sub>PHL</sub>	CLR	Q <sub>B</sub>			17	30		17	30		ns
t <sub>PHL</sub>	CLR	Q <sub>C</sub>			17	30		17	30		ns

† Times measured from CLKB to output Q<sub>C</sub> are taken with output Q<sub>B</sub> unloaded.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.