

BUV20


SWITCHMODE^A SERIES
NPN SILICON POWER TRANSISTOR

... designed for high speed, high current, high power applications.

- High DC current gain:
 $HFE \text{ min.} = 20 \text{ at } I_C = 25 \text{ A}$
 $= 10 \text{ at } I_C = 50 \text{ A}$
- Low $V_{CE(sat)}$:
 $V_{CE(sat)} \text{ max.} = 0.6 \text{ V at } I_C = 25 \text{ A}$
 $= 1.2 \text{ V at } I_C = 50 \text{ A}$
- Very fast switching times:
 $T_F = 0.25 \mu\text{s at } I_C = 50 \text{ A}$

50 AMPERES
NPN SILICON
POWER
METAL TRANSISTOR

125 VOLTS
250 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	125	Vdc
Collector-Base Voltage	V_{CB0}	160	Vdc
Emitter-Base Voltage	V_{EBO}	7	Vdc
Collector-Emitter Voltage ($V_{BE} = -1.5 \text{ V}$)	V_{CEX}	160	Vdc
Collector-Emitter Voltage ($R_{BE} = 100\Omega$)	V_{CER}	150	Vdc
Collector-Current - continuous	I_C	50	A dc
- peak ($p_w \leq 10 \text{ ms}$)	I_{CM}	60	A pk
Base-Current continuous	I_B	10	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250	Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max.	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.7	$^\circ\text{C/W}$




STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.94	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
 MODIFIED TO 3

3

FIGURE 1 - POWER DERATING



BUV20

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min.	Max.	Unit
----------------	--------	------	------	------

OFF CHARACTERISTICS¹

Collector-Emitter Sustaining Voltage (I _C = 200 mA, I _B = 0, L = 25 mH)	V _{CEO(sus)}	125		V _{dc}
Collector Cutoff Current at Reverse Biases: (V _{CE} = 140 V, V _{BE} = -1.5 V) (V _{CE} = 140 V, V _{BE} = -1.5 V, T _C = 125°C)	I _{CEX}		3.0 12	mAdc
Collector-Emitter Cutoff Current (V _{CE} = 100 V)	I _{CEO}		3.0	mAdc
Emitter-Base Reverse Voltage (I _E = 50 mA)	V _{EBO}	7		V
Emitter-Cutoff Current (V _{EB} = 5 V)	I _{EBO}		1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased (V _{CE} = 20 V, t = 1 s) (V _{CE} = 40 V, t = 1 s)	I _{S/b}	12 1.5		A _{dc}
---	------------------	-----------	--	-----------------

ON CHARACTERISTICS¹

DC Current Gain (I _C = 25 A, V _{CE} = 2 V) (I _C = 50 A, V _{CE} = 4 V)	h _{FE}	20 10	60	
Collector-Emitter Saturation Voltage (I _C = 25 A, I _B = 2.5 A) (I _C = 50 A, I _B = 5 A)	V _{CE(sat)}		0.6 1.2	V _{dc}
Base-Emitter Saturation Voltage (I _C = 50 A, I _B = 5 A)	V _{BE(sat)}		2.0	V _{dc}

DYNAMIC CHARACTERISTICS


Current Gain – Bandwidth Product (V _{CE} = 15 V, I _C = 2 A, f = 4 MHz)	f _T	8.0		MHz
---	----------------	-----	--	-----

SWITCHING CHARACTERISTICS (Resistive Load)

Turn on Time	I _C = 50 A, I _{B1} = I _{B2} = 5 A, (V _{CC} = 30 V, R _C = 0.6 Ω)	t _{on}	1.5	μs
Storage Time		t _s	1.2	
Fall Time		t _f	0.25	

¹ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

FIGURE 2 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of figure 2 is based on $T_C = 25^\circ C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown limitations do not derate the same as thermal limitations. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN415A)

FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – DC CURRENT GAIN




FIGURE 5 – RESISTIVE SWITCHING PERFORMANCE





FIGURE 6 – SWITCHING TIMES TEST CIRCUIT



3