Designer's™ Data Sheet

TMOS V

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on–resistance area product about one–half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E–FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.


New Features of TMOS V

- On–resistance Area Product about One–half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET






MTP36N06V

Motorola Preferred Device

TMOS POWER FET
32 AMPERES
60 VOLTS
RDS(on) = 0.04 OHM



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	Vdc
Drain-to-Gate Voltage (RGS = 1.0 M Ω)	V_{DGR}	60	Vdc
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vdc Vpk
Drain Current — Continuous @ 25 °C — Continuous @ 100 °C — Single Pulse ($t_p \le 10 \ \mu s$)	I _D I _D	32 22.6 112	Adc Apk
Total Power Dissipation @ 25 °C Derate above 25 °C	P _D	90 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING T $_{J}$ = 25°C (V $_{DD}$ = 25 Vdc, V $_{GS}$ = 10 Vdc, PEAK I $_{L}$ = 32 Apk, L = 0.1 mH, R $_{G}$ = 25 Ω)	EAS	205	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET, Designer's and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 2



MTP36N06V

ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Volta ($V_{GS} = 0 \text{ Vdc}$, $I_D = 250 \mu\text{Adc}$) Temperature Coefficient (Positiv		V(BR)DSS	60 —	<u> </u>	_ _	Vdc mV/°C	
Zero Gate Voltage Drain Current (VDS = 60 Vdc, VGS = 0 Vdc) (VDS = 60 Vdc, VGS = 0 Vdc, T	J = 150 °C)	I _{DSS}	[]	_	10 100	μAdc	
Gate-Body Leakage Current (VGS	$s = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc}$	IGSS		_	100	nAdc	
ON CHARACTERISTICS (1)							
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficie	ent (Negative)	V _{GS(th)}	2.0 —	2.6 6.0	4.0 —	Vdc mV/°C	
Static Drain-to-Source On-Resist	ance (V _{GS} = 10 Vdc, I _D = 16 Adc)	R _{DS(on)}	_	0.034	0.04	Ohm	
Drain-to-Source On-Voltage (VGS = 10 Vdc, ID = 32 Adc) (VGS = 10 Vdc, ID = 16 Adc, TJ	= 150 °C)	VDS(on)	_ _	1.25 —	1.54 1.47	Vdc	
Forward Transconductance (V _{DS}	= 7.6 Vdc, I _D = 16 Adc)	9FS	5.0	7.83	_	mhos	
DYNAMIC CHARACTERISTICS				•			
Input Capacitance		C _{iss}	_	1220	1700	pF	
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coss	_	337	470	1	
Reverse Transfer Capacitance	1 = 1.02,	C _{rss}	_	74.8	150		
SWITCHING CHARACTERISTICS	2)						
Turn-On Delay Time		^t d(on)	1	14	30	ns	
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_{D} = 32 \text{ Adc}, V_{GS} = 10 \text{ Vdc},$	t _r	1	138	270		
Turn-Off Delay Time	$R_G = 9.1 \Omega$)	td(off)	_	54	100	7	
Fall Time		t _f	_	91	180	1	
Gate Charge		QT	_	39	50	nC	
(See Figure 8)	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 32 \text{ Adc},$	Q ₁	_	7.0	_		
	V _{GS} = 10 Vdc)	Q ₂	_	17	_		
	Q ₃	Q ₃	_	13	_		
SOURCE-DRAIN DIODE CHARAC	TERISTICS						
Forward On–Voltage	$(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150 ^{\circ}\text{C})$	V _{SD}	_ _	1.03 0.94	2.0 —	Vdc	
Reverse Recovery Time		t _{rr}	_	92	_	ns	
	(I _S = 32 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	t _a	_	64	_		
		t _b	_	28	_	1	
Reverse Recovery Stored Charge	1	Q _{RR}	_	0.332	_	μС	
NTERNAL PACKAGE INDUCTANO	ČE			-		-	
Internal Drain Inductance (Measured from the drain lead 0	.25" from package to center of die)	LD	_	3.5 4.5	_	nH	
Internal Source Inductance (Measured from the source lead	0.25" from package to source bond pad)	LS	_	7.5		nH	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."


Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θ JC).}

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain-to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



225 $I_D = 32 A$ SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ) 200 150 125 100 50 AS, 25 0<u>L</u> 25 <u>175</u> 50 75 100 125 150 TJ, STARTING JUNCTION TEMPERATURE (°C)

Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

 WILLIAM MILLIMETERS

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	